Interconnect delay minimization through interlayer via placement in 3-D ICs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/PavlidisF05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/PavlidisF05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eby_G._Friedman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vasilis_F._Pavlidis
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1057661.1057669
>
foaf:
homepage
<
https://doi.org/10.1145/1057661.1057669
>
dc:
identifier
DBLP conf/glvlsi/PavlidisF05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1057661.1057669
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
Interconnect delay minimization through interlayer via placement in 3-D ICs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eby_G._Friedman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vasilis_F._Pavlidis
>
swrc:
pages
20-25
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/PavlidisF05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/PavlidisF05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2005.html#PavlidisF05
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1057661.1057669
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
subject
3-D ICs, RC interconnects, elmore delay
(xsd:string)
dc:
title
Interconnect delay minimization through interlayer via placement in 3-D ICs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document