[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/ShahH09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jiang_Hu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Pratik_J._Shah>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1531542.1531629>
foaf:homepage <https://doi.org/10.1145/1531542.1531629>
dc:identifier DBLP conf/glvlsi/ShahH09 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1531542.1531629 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label Impact of lithography-friendly circuit layout. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jiang_Hu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Pratik_J._Shah>
swrc:pages 385-388 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/ShahH09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/glvlsi/ShahH09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2009.html#ShahH09>
rdfs:seeAlso <https://doi.org/10.1145/1531542.1531629>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/glvlsi>
dc:subject cd variation, lithography, routing congestion, wirelength (xsd:string)
dc:title Impact of lithography-friendly circuit layout. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document