Efficient formal verification of pipelined processors with instruction queues.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/Velev04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/Velev04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Miroslav_N._Velev
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F988952.988975
>
foaf:
homepage
<
https://doi.org/10.1145/988952.988975
>
dc:
identifier
DBLP conf/glvlsi/Velev04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F988952.988975
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Efficient formal verification of pipelined processors with instruction queues.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Miroslav_N._Velev
>
swrc:
pages
92-95
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/Velev04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/Velev04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2004.html#Velev04
>
rdfs:
seeAlso
<
https://doi.org/10.1145/988952.988975
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
subject
SAT, decomposition, logic of equality, positive equality
(xsd:string)
dc:
title
Efficient formal verification of pipelined processors with instruction queues.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document