Accelerator-Driven Data Arrangement to Minimize Transformers Run-Time on Multi-Core Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hipeac/AmirshahiAA24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hipeac/AmirshahiAA24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alireza_Amirshahi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Atienza
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Ansaloni
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.4230%2FOASIcs.PARMA-DITAM.2024.2
>
foaf:
homepage
<
https://doi.org/10.4230/OASIcs.PARMA-DITAM.2024.2
>
dc:
identifier
DBLP conf/hipeac/AmirshahiAA24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.4230%2FOASIcs.PARMA-DITAM.2024.2
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
Accelerator-Driven Data Arrangement to Minimize Transformers Run-Time on Multi-Core Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alireza_Amirshahi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Atienza
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Ansaloni
>
swrc:
pages
2:1-2:13
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hipeac/2024parma
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hipeac/AmirshahiAA24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hipeac/AmirshahiAA24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hipeac/parma2024.html#AmirshahiAA24
>
rdfs:
seeAlso
<
https://doi.org/10.4230/OASIcs.PARMA-DITAM.2024.2
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hipeac
>
dc:
title
Accelerator-Driven Data Arrangement to Minimize Transformers Run-Time on Multi-Core Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document