An All Digital Phase-Locked Loop System with High Performance on Wideband Frequency Tracking.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/his/ShanCJ09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/his/ShanCJ09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chang-hong_Shan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jin-xiong_Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhong-ze_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHIS.2009.306
>
foaf:
homepage
<
https://doi.org/10.1109/HIS.2009.306
>
dc:
identifier
DBLP conf/his/ShanCJ09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHIS.2009.306
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
An All Digital Phase-Locked Loop System with High Performance on Wideband Frequency Tracking.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chang-hong_Shan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jin-xiong_Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhong-ze_Chen
>
swrc:
pages
460-463
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/his/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/his/ShanCJ09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/his/ShanCJ09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/his/his2009-3.html#ShanCJ09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HIS.2009.306
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/his
>
dc:
subject
All Digital Phase-Locked Loop (all DPLL), Wideband Frequency Tracking, Filter, VHDL, FPGA
(xsd:string)
dc:
title
An All Digital Phase-Locked Loop System with High Performance on Wideband Frequency Tracking.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document