Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpca/ChandraGKS05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpca/ChandraGKS05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dhruba_Chandra
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fei_Guo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seongbeom_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yan_Solihin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCA.2005.27
>
foaf:
homepage
<
https://doi.org/10.1109/HPCA.2005.27
>
dc:
identifier
DBLP conf/hpca/ChandraGKS05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCA.2005.27
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dhruba_Chandra
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fei_Guo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seongbeom_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yan_Solihin
>
swrc:
pages
340-351
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpca/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpca/ChandraGKS05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpca/ChandraGKS05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpca/hpca2005.html#ChandraGKS05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCA.2005.27
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpca
>
dc:
title
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document