Decoupled Vector Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpca/EspasaV96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpca/EspasaV96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mateo_Valero
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Roger_Espasa
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCA.1996.501193
>
foaf:
homepage
<
https://doi.org/10.1109/HPCA.1996.501193
>
dc:
identifier
DBLP conf/hpca/EspasaV96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCA.1996.501193
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
rdfs:
label
Decoupled Vector Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mateo_Valero
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Roger_Espasa
>
swrc:
pages
281-290
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpca/1996
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpca/EspasaV96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpca/EspasaV96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpca/hpca1996.html#EspasaV96
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCA.1996.501193
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpca
>
dc:
subject
vector processor systems; performance evaluation; decoupled vector architectures; vector processor; performance; trace driven approach; Perfect Club programs; realistic memory latencies; bypassing technique; total memory traffic; hardware cost; performance advantages
(xsd:string)
dc:
title
Decoupled Vector Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document