An approach for implementing efficient superscalar CISC processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpca/HuKLS06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpca/HuKLS06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilhyun_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/James_E._Smith_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mikko_H._Lipasti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shiliang_Hu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCA.2006.1598111
>
foaf:
homepage
<
https://doi.org/10.1109/HPCA.2006.1598111
>
dc:
identifier
DBLP conf/hpca/HuKLS06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCA.2006.1598111
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
An approach for implementing efficient superscalar CISC processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilhyun_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/James_E._Smith_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mikko_H._Lipasti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shiliang_Hu
>
swrc:
pages
41-52
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpca/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpca/HuKLS06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpca/HuKLS06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpca/hpca2006.html#HuKLS06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCA.2006.1598111
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpca
>
dc:
title
An approach for implementing efficient superscalar CISC processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document