Deterministic Clock Gating for Microprocessor Power Reduction.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpca/LiBCVR03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpca/LiBCVR03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hai_Li_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Swarup_Bhunia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._N._Vijaykumar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiran_Chen_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCA.2003.1183529
>
foaf:
homepage
<
https://doi.org/10.1109/HPCA.2003.1183529
>
dc:
identifier
DBLP conf/hpca/LiBCVR03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCA.2003.1183529
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
Deterministic Clock Gating for Microprocessor Power Reduction.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hai_Li_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaushik_Roy_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Swarup_Bhunia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._N._Vijaykumar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiran_Chen_0001
>
swrc:
pages
113-122
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpca/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpca/LiBCVR03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpca/LiBCVR03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpca/hpca2003.html#LiBCVR03
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCA.2003.1183529
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpca
>
dc:
title
Deterministic Clock Gating for Microprocessor Power Reduction.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document