A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpca/TakahashiTKS96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpca/TakahashiTKS96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Emi_Kaneko
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Takano
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masafumi_Takahashi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seigo_Suzuki
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCA.1996.501196
>
foaf:
homepage
<
https://doi.org/10.1109/HPCA.1996.501196
>
dc:
identifier
DBLP conf/hpca/TakahashiTKS96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCA.1996.501196
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
rdfs:
label
A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Emi_Kaneko
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Takano
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masafumi_Takahashi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seigo_Suzuki
>
swrc:
pages
314-322
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpca/1996
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpca/TakahashiTKS96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpca/TakahashiTKS96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpca/hpca1996.html#TakahashiTKS96
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCA.1996.501196
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpca
>
dc:
title
A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document