A Novel Memory Subsystem Evaluation Framework for Chip Multiprocessors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/hpcc/ZengQLT10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/hpcc/ZengQLT10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fucen_Zeng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lin_Qiao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mingliang_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhizhong_Tang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPCC.2010.15
>
foaf:
homepage
<
https://doi.org/10.1109/HPCC.2010.15
>
dc:
identifier
DBLP conf/hpcc/ZengQLT10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPCC.2010.15
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
A Novel Memory Subsystem Evaluation Framework for Chip Multiprocessors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fucen_Zeng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lin_Qiao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mingliang_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhizhong_Tang
>
swrc:
pages
231-238
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/hpcc/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/hpcc/ZengQLT10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/hpcc/ZengQLT10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/hpcc/hpcc2010.html#ZengQLT10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPCC.2010.15
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/hpcc
>
dc:
title
A Novel Memory Subsystem Evaluation Framework for Chip Multiprocessors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document