VLSI implementation of LNS arithmetic unit by LUT partitioning.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icacci/VinodEVSR17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icacci/VinodEVSR17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/G._Srikanth
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/K._Eswar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/P._Vishnuvardhan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._R._Ramesh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/V._Vinod
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICACCI.2017.8126179
>
foaf:
homepage
<
https://doi.org/10.1109/ICACCI.2017.8126179
>
dc:
identifier
DBLP conf/icacci/VinodEVSR17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICACCI.2017.8126179
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
VLSI implementation of LNS arithmetic unit by LUT partitioning.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/G._Srikanth
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/K._Eswar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/P._Vishnuvardhan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._R._Ramesh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/V._Vinod
>
swrc:
pages
2241-2245
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icacci/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icacci/VinodEVSR17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icacci/VinodEVSR17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icacci/icacci2017.html#VinodEVSR17
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICACCI.2017.8126179
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icacci
>
dc:
title
VLSI implementation of LNS arithmetic unit by LUT partitioning.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document