A novel architecture design for VLSI implementation of an FIR decimation filter.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icassp/MeleisF85
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icassp/MeleisF85
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hanafy_Meleis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pierre_Le_Fur
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICASSP.1985.1168287
>
foaf:
homepage
<
https://doi.org/10.1109/ICASSP.1985.1168287
>
dc:
identifier
DBLP conf/icassp/MeleisF85
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICASSP.1985.1168287
(xsd:string)
dcterms:
issued
1985
(xsd:gYear)
rdfs:
label
A novel architecture design for VLSI implementation of an FIR decimation filter.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hanafy_Meleis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pierre_Le_Fur
>
swrc:
pages
1380-1383
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icassp/1985
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icassp/MeleisF85/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icassp/MeleisF85
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icassp/icassp1985.html#MeleisF85
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICASSP.1985.1168287
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icassp
>
dc:
title
A novel architecture design for VLSI implementation of an FIR decimation filter.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document