Hardware-oriented Memory-limited Online Fastica Algorithm and Hardware Architecture for Signal Separation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icassp/VanLJW19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icassp/VanLJW19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jo-Fu_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lan-Da_Van
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tsung-Che_Lu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tzyy-Ping_Jung
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICASSP.2019.8682997
>
foaf:
homepage
<
https://doi.org/10.1109/ICASSP.2019.8682997
>
dc:
identifier
DBLP conf/icassp/VanLJW19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICASSP.2019.8682997
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Hardware-oriented Memory-limited Online Fastica Algorithm and Hardware Architecture for Signal Separation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jo-Fu_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lan-Da_Van
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tsung-Che_Lu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tzyy-Ping_Jung
>
swrc:
pages
1438-1442
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icassp/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icassp/VanLJW19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icassp/VanLJW19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icassp/icassp2019.html#VanLJW19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICASSP.2019.8682997
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icassp
>
dc:
title
Hardware-oriented Memory-limited Online Fastica Algorithm and Hardware Architecture for Signal Separation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document