Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccS/JeongL06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccS/JeongL06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaemyoung_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Taikyeong_T._Jeong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F11758501%5F101
>
foaf:
homepage
<
https://doi.org/10.1007/11758501_101
>
dc:
identifier
DBLP conf/iccS/JeongL06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F11758501%5F101
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaemyoung_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Taikyeong_T._Jeong
>
swrc:
pages
761-768
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccS/2006-1
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccS/JeongL06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccS/JeongL06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccS/iccS2006-1.html#JeongL06
>
rdfs:
seeAlso
<
https://doi.org/10.1007/11758501_101
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccS
>
dc:
title
Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document