Logic synthesis for large pass transistor circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccad/BuchNNS97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccad/BuchNNS97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._Richard_Newton
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_L._Sangiovanni-Vincentelli
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amit_Narayan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Premal_Buch
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICCAD.1997.643609
>
foaf:
homepage
<
https://doi.org/10.1109/ICCAD.1997.643609
>
dc:
identifier
DBLP conf/iccad/BuchNNS97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICCAD.1997.643609
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Logic synthesis for large pass transistor circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._Richard_Newton
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_L._Sangiovanni-Vincentelli
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amit_Narayan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Premal_Buch
>
swrc:
pages
663-670
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccad/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccad/BuchNNS97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccad/BuchNNS97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccad/iccad1997.html#BuchNNS97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICCAD.1997.643609
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccad
>
dc:
subject
Pass transistor logic, logic synthesis, BDD
(xsd:string)
dc:
title
Logic synthesis for large pass transistor circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document