[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iccad/ConnCHMV96>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Andrew_R._Conn>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chandramouli_Visweswariah>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gregory_L._Morrill>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Paula_K._Coulman>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ruud_A._Haring>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICCAD.1996.569578>
foaf:homepage <https://doi.org/10.1109/ICCAD.1996.569578>
dc:identifier DBLP conf/iccad/ConnCHMV96 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICCAD.1996.569578 (xsd:string)
dcterms:issued 1996 (xsd:gYear)
rdfs:label Optimization of custom MOS circuits by transistor sizing. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Andrew_R._Conn>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chandramouli_Visweswariah>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gregory_L._Morrill>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Paula_K._Coulman>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ruud_A._Haring>
swrc:pages 174-180 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iccad/1996>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iccad/ConnCHMV96/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iccad/ConnCHMV96>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iccad/iccad1996.html#ConnCHMV96>
rdfs:seeAlso <https://doi.org/10.1109/ICCAD.1996.569578>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iccad>
dc:subject Circuits, transistor sizing, optimization, simulation, gradients. (xsd:string)
dc:title Optimization of custom MOS circuits by transistor sizing. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document