[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iccad/CortadellaKKLPY97>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alex_Kondratyev>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alexandre_Yakovlev>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Enric_Pastor>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jordi_Cortadella>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Luciano_Lavagno>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Michael_Kishinevsky>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICCAD.1997.643524>
foaf:homepage <https://doi.org/10.1109/ICCAD.1997.643524>
dc:identifier DBLP conf/iccad/CortadellaKKLPY97 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICCAD.1997.643524 (xsd:string)
dcterms:issued 1997 (xsd:gYear)
rdfs:label Decomposition and technology mapping of speed-independent circuits using Boolean relations. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alex_Kondratyev>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alexandre_Yakovlev>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Enric_Pastor>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jordi_Cortadella>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Luciano_Lavagno>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Michael_Kishinevsky>
swrc:pages 220-227 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iccad/1997>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iccad/CortadellaKKLPY97/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iccad/CortadellaKKLPY97>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iccad/iccad1997.html#CortadellaKKLPY97>
rdfs:seeAlso <https://doi.org/10.1109/ICCAD.1997.643524>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iccad>
dc:subject Boolean decomposition, Boolean relations, circuit CAD, complex gates, decomposed logic sharing, design library, library matching, logic decomposition, logic resynthesis, netlist, optimization, signal insertion, speed-independent circuits, technology mapping, two-input combinational gate, two-input sequential gate (xsd:string)
dc:title Decomposition and technology mapping of speed-independent circuits using Boolean relations. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document