Mitigating FPGA interconnect soft errors by in-place LUT inversion.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccad/JingLHMH11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccad/JingLHMH11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ju-Yueh_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lei_He_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naifeng_Jing
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Weifeng_He
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhigang_Mao
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICCAD.2011.6105389
>
foaf:
homepage
<
https://doi.org/10.1109/ICCAD.2011.6105389
>
dc:
identifier
DBLP conf/iccad/JingLHMH11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICCAD.2011.6105389
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
Mitigating FPGA interconnect soft errors by in-place LUT inversion.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ju-Yueh_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lei_He_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naifeng_Jing
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Weifeng_He
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhigang_Mao
>
swrc:
pages
582-586
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccad/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccad/JingLHMH11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccad/JingLHMH11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccad/iccad2011.html#JingLHMH11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICCAD.2011.6105389
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccad
>
dc:
title
Mitigating FPGA interconnect soft errors by in-place LUT inversion.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document