[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iccad/NarayananL97>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/C._L._Liu_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Unni_Narayanan>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICCAD.1997.643596>
foaf:homepage <https://doi.org/10.1109/ICCAD.1997.643596>
dc:identifier DBLP conf/iccad/NarayananL97 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICCAD.1997.643596 (xsd:string)
dcterms:issued 1997 (xsd:gYear)
rdfs:label Low power logic synthesis for XOR based circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/C._L._Liu_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Unni_Narayanan>
swrc:pages 570-574 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iccad/1997>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iccad/NarayananL97/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iccad/NarayananL97>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iccad/iccad1997.html#NarayananL97>
rdfs:seeAlso <https://doi.org/10.1109/ICCAD.1997.643596>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iccad>
dc:subject vlsi cad logic synthesis, low power design, XOR logic, Fixed Polarity Reed Muller Forms, Huffman Algorithm (xsd:string)
dc:title Low power logic synthesis for XOR based circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document