dc:subject
|
VHDL, behavioral descriptions, behavioral variables, conditional statements, controllability, data path, fault coverage, graph theory, hardware overhead, high level synthesis, logic testing, observability, redundant register transfers, structural signals, test synthesis technique, testability metrics
(xsd:string)
|