Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccad/SharmaMBYMHS21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccad/SharmaMBYMHS21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Arvind_K._Sharma
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Meghna_Madhusudan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Parijat_Mukherjee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ramesh_Harjani
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sachin_S._Sapatnekar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Soner_Yaldiz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Steven_M._Burns
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICCAD51958.2021.9643532
>
foaf:
homepage
<
https://doi.org/10.1109/ICCAD51958.2021.9643532
>
dc:
identifier
DBLP conf/iccad/SharmaMBYMHS21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICCAD51958.2021.9643532
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Arvind_K._Sharma
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Meghna_Madhusudan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Parijat_Mukherjee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ramesh_Harjani
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sachin_S._Sapatnekar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Soner_Yaldiz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Steven_M._Burns
>
swrc:
pages
1-9
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccad/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccad/SharmaMBYMHS21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccad/SharmaMBYMHS21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccad/iccad2021.html#SharmaMBYMHS21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICCAD51958.2021.9643532
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccad
>
dc:
title
Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document