Design and Implementation of an Improved GEP Algorithm for Synthesis of Reversible Logic Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccae/ZhaoWX17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccae/ZhaoWX17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chaozheng_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kaixiang_Xia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shuguang_Zhao
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3057039.3057060
>
foaf:
homepage
<
https://doi.org/10.1145/3057039.3057060
>
dc:
identifier
DBLP conf/iccae/ZhaoWX17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3057039.3057060
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
Design and Implementation of an Improved GEP Algorithm for Synthesis of Reversible Logic Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chaozheng_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kaixiang_Xia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shuguang_Zhao
>
swrc:
pages
174-178
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccae/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccae/ZhaoWX17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccae/ZhaoWX17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccae/iccae2017.html#ZhaoWX17
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3057039.3057060
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccae
>
dc:
title
Design and Implementation of an Improved GEP Algorithm for Synthesis of Reversible Logic Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document