Improving SAT-based Combinational Equivalence Checking through circuit preprocessing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccd/AndradeSF08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccd/AndradeSF08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ant%E2%88%9A%C4%ABnio_Ot%E2%88%9A%C2%B0vio_Fernandes
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabr%E2%88%9A%E2%89%A0cio_Vivas_Andrade
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Leandro_Maia_Silva
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICCD.2008.4751838
>
foaf:
homepage
<
https://doi.org/10.1109/ICCD.2008.4751838
>
dc:
identifier
DBLP conf/iccd/AndradeSF08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICCD.2008.4751838
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Improving SAT-based Combinational Equivalence Checking through circuit preprocessing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ant%E2%88%9A%C4%ABnio_Ot%E2%88%9A%C2%B0vio_Fernandes
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabr%E2%88%9A%E2%89%A0cio_Vivas_Andrade
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Leandro_Maia_Silva
>
swrc:
pages
40-45
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccd/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccd/AndradeSF08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccd/AndradeSF08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccd/iccd2008.html#AndradeSF08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICCD.2008.4751838
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccd
>
dc:
title
Improving SAT-based Combinational Equivalence Checking through circuit preprocessing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document