Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iccd/ParkCPK00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iccd/ParkCPK00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bong-Il_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chong-Min_Kyung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hoon_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/In-Cheol_Park
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICCD.2000.878331
>
foaf:
homepage
<
https://doi.org/10.1109/ICCD.2000.878331
>
dc:
identifier
DBLP conf/iccd/ParkCPK00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICCD.2000.878331
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bong-Il_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chong-Min_Kyung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hoon_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/In-Cheol_Park
>
swrc:
pages
519-524
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iccd/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iccd/ParkCPK00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iccd/ParkCPK00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iccd/iccd2000.html#ParkCPK00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICCD.2000.878331
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iccd
>
dc:
title
Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document