[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iccd/ThakurW95>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/D._F._Wong_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shashidhar_Thakur>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICCD.1995.528840>
foaf:homepage <https://doi.org/10.1109/ICCD.1995.528840>
dc:identifier DBLP conf/iccd/ThakurW95 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICCD.1995.528840 (xsd:string)
dcterms:issued 1995 (xsd:gYear)
rdfs:label Simultaneous area and delay minimum K-LUT mapping for K-exact networks. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/D._F._Wong_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shashidhar_Thakur>
swrc:pages 402-408 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iccd/1995>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iccd/ThakurW95/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iccd/ThakurW95>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iccd/iccd1995.html#ThakurW95>
rdfs:seeAlso <https://doi.org/10.1109/ICCD.1995.528840>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iccd>
dc:subject field programmable gate arrays; table lookup; programmable logic arrays; computational complexity; minimisation of switching nets; logic design; area/delay minimum K-LUT mapping; K-exact networks; technology mapping problem; lookup table FPGAs; area minimization problem; K-bounded networks; NP-complete; complexity; delay minimization problem; flow-map algorithm; polynomial time algorithm (xsd:string)
dc:title Simultaneous area and delay minimum K-LUT mapping for K-exact networks. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document