[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iccd/WallaceDB95>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Nader_Bagherzadeh>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Nirav_Dagli>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Steven_Wallace>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICCD.1995.528796>
foaf:homepage <https://doi.org/10.1109/ICCD.1995.528796>
dc:identifier DBLP conf/iccd/WallaceDB95 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICCD.1995.528796 (xsd:string)
dcterms:issued 1995 (xsd:gYear)
rdfs:label Design and implementation of a 100 MHz centralized instruction window for a superscalar microprocessor. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Nader_Bagherzadeh>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Nirav_Dagli>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Steven_Wallace>
swrc:pages 96-101 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iccd/1995>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iccd/WallaceDB95/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iccd/WallaceDB95>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iccd/iccd1995.html#WallaceDB95>
rdfs:seeAlso <https://doi.org/10.1109/ICCD.1995.528796>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iccd>
dc:subject microprocessor chips; computer architecture; superscalar microprocessor; centralized instruction window; superscalar architecture; out-of-order issue; four instructions per cycle; compact layout; full-custom design; 100 MHz (xsd:string)
dc:title Design and implementation of a 100 MHz centralized instruction window for a superscalar microprocessor. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document