Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/iccsa/Algredo-BadilloUC06>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Claudia_Feregrino_Uribe>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Ignacio_Algredo-Badillo>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Ren%E2%88%9A%C2%A9_Cumplido>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1007%2F11751595%5F49>
foaf:homepage	<https://doi.org/10.1007/11751595_49>
dc:identifier	DBLP conf/iccsa/Algredo-BadilloUC06 (xsd:string)
dc:identifier	DOI doi.org%2F10.1007%2F11751595%5F49 (xsd:string)
dcterms:issued	2006 (xsd:gYear)
rdfs:label	Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Claudia_Feregrino_Uribe>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Ignacio_Algredo-Badillo>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Ren%E2%88%9A%C2%A9_Cumplido>
swrc:pages	456-465 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/iccsa/2006-3>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/iccsa/Algredo-BadilloUC06/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/iccsa/Algredo-BadilloUC06>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/iccsa/iccsa2006-3.html#Algredo-BadilloUC06>
rdfs:seeAlso	<https://doi.org/10.1007/11751595_49>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/iccsa>
dc:title	Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document