FPGA real time synthesis of simplified SIFT algorithm.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icdsc/Rubio-IbanezMD18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icdsc/Rubio-IbanezMD18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gin%E2%88%9A%C2%A9s_Dom%E2%88%9A%C2%A9nech-Asensi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J._Javier_Mart%E2%88%9A%E2%89%A0nez-%E2%88%9A%C4%80lvarez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pablo_Rubio-Ib%E2%88%9A%C2%B0%E2%88%9A%C4%AAez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3243394.3243706
>
foaf:
homepage
<
https://doi.org/10.1145/3243394.3243706
>
dc:
identifier
DBLP conf/icdsc/Rubio-IbanezMD18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3243394.3243706
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
FPGA real time synthesis of simplified SIFT algorithm.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gin%E2%88%9A%C2%A9s_Dom%E2%88%9A%C2%A9nech-Asensi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J._Javier_Mart%E2%88%9A%E2%89%A0nez-%E2%88%9A%C4%80lvarez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pablo_Rubio-Ib%E2%88%9A%C2%B0%E2%88%9A%C4%AAez
>
swrc:
pages
26:1-26:2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icdsc/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icdsc/Rubio-IbanezMD18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icdsc/Rubio-IbanezMD18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icdsc/icdsc2018.html#Rubio-IbanezMD18
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3243394.3243706
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icdsc
>
dc:
title
FPGA real time synthesis of simplified SIFT algorithm.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document