Automatic circuit generation for sequential logic debug.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/AvelarBR15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icecsys/AvelarBR15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Helder_H._Avelar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paulo_F._Butzen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Renato_P._Ribas
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICECS.2015.7440269
>
foaf:
homepage
<
https://doi.org/10.1109/ICECS.2015.7440269
>
dc:
identifier
DBLP conf/icecsys/AvelarBR15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICECS.2015.7440269
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Automatic circuit generation for sequential logic debug.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Helder_H._Avelar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paulo_F._Butzen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Renato_P._Ribas
>
swrc:
pages
141-144
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icecsys/AvelarBR15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icecsys/AvelarBR15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icecsys/icecsys2015.html#AvelarBR15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICECS.2015.7440269
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icecsys
>
dc:
title
Automatic circuit generation for sequential logic debug.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document