An low-energy 8T dual-port SRAM for image processor with selective sourceline drive scheme in 28-nm FD-SOI process technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/MoriNKKTYIKY16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icecsys/MoriNKKTYIKY16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Haruki_Mori
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiroshi_Kawaguchi_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kenta_Takagi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masahiko_Yoshimoto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shintaro_Izumi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shusuke_Yoshimoto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tomoki_Nakagawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuki_Kitahara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Kawamoto
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICECS.2016.7841256
>
foaf:
homepage
<
https://doi.org/10.1109/ICECS.2016.7841256
>
dc:
identifier
DBLP conf/icecsys/MoriNKKTYIKY16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICECS.2016.7841256
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
An low-energy 8T dual-port SRAM for image processor with selective sourceline drive scheme in 28-nm FD-SOI process technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Haruki_Mori
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiroshi_Kawaguchi_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kenta_Takagi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masahiko_Yoshimoto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shintaro_Izumi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shusuke_Yoshimoto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tomoki_Nakagawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuki_Kitahara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Kawamoto
>
swrc:
pages
532-535
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icecsys/MoriNKKTYIKY16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icecsys/MoriNKKTYIKY16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icecsys/icecsys2016.html#MoriNKKTYIKY16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICECS.2016.7841256
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icecsys
>
dc:
title
An low-energy 8T dual-port SRAM for image processor with selective sourceline drive scheme in 28-nm FD-SOI process technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document