Simulation of SoCs with embedded mixed-signal Cores using a Verilog High-Speed Virtual Serial Interface.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/Schat06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icecsys/Schat06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Schat
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICECS.2006.379929
>
foaf:
homepage
<
https://doi.org/10.1109/ICECS.2006.379929
>
dc:
identifier
DBLP conf/icecsys/Schat06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICECS.2006.379929
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Simulation of SoCs with embedded mixed-signal Cores using a Verilog High-Speed Virtual Serial Interface.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Schat
>
swrc:
pages
878-881
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icecsys/Schat06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icecsys/Schat06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icecsys/icecsys2006.html#Schat06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICECS.2006.379929
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icecsys
>
dc:
title
Simulation of SoCs with embedded mixed-signal Cores using a Verilog High-Speed Virtual Serial Interface.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document