[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/icecsys/SrivastavRSMTYG21>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Anuj_Grover>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Govind_Soni>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Harsh_Rawat>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kedar_Janardan_Dhori>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mukesh_Kumar_Srivastav>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rimjhim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Riya_Yadav>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rupali_Tewari>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Umang_Mittal>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICECS53924.2021.9665552>
foaf:homepage <https://doi.org/10.1109/ICECS53924.2021.9665552>
dc:identifier DBLP conf/icecsys/SrivastavRSMTYG21 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICECS53924.2021.9665552 (xsd:string)
dcterms:issued 2021 (xsd:gYear)
rdfs:label Charge Scavenging Gate Coupled Hierarchical Bitline Scheme for Ultra-Low Power SRAMs in 65nm LSTP CMOS. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Anuj_Grover>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Govind_Soni>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Harsh_Rawat>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kedar_Janardan_Dhori>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mukesh_Kumar_Srivastav>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rimjhim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Riya_Yadav>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rupali_Tewari>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Umang_Mittal>
swrc:pages 1-6 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/icecsys/2021>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/icecsys/SrivastavRSMTYG21/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/icecsys/SrivastavRSMTYG21>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/icecsys/icecsys2021.html#SrivastavRSMTYG21>
rdfs:seeAlso <https://doi.org/10.1109/ICECS53924.2021.9665552>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/icecsys>
dc:title Charge Scavenging Gate Coupled Hierarchical Bitline Scheme for Ultra-Low Power SRAMs in 65nm LSTP CMOS. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document