Modeling FinFET metal gate stack resistance for 14nm node and beyond.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icicdt/MiyaguchiPRWRMM15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icicdt/MiyaguchiPRWRMM15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aaron_Thean
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Abdelkarim_Mercha
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anda_Mocuta
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bertrand_Parvais
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Diederik_Verkest
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kenichi_Miyaguchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lars-%E2%88%9A%C3%96ke_Ragnarsson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Piet_Wambacq
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Praveen_Raghavan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICICDT.2015.7165885
>
foaf:
homepage
<
https://doi.org/10.1109/ICICDT.2015.7165885
>
dc:
identifier
DBLP conf/icicdt/MiyaguchiPRWRMM15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICICDT.2015.7165885
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Modeling FinFET metal gate stack resistance for 14nm node and beyond.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aaron_Thean
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Abdelkarim_Mercha
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anda_Mocuta
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bertrand_Parvais
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Diederik_Verkest
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kenichi_Miyaguchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lars-%E2%88%9A%C3%96ke_Ragnarsson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Piet_Wambacq
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Praveen_Raghavan
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icicdt/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icicdt/MiyaguchiPRWRMM15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icicdt/MiyaguchiPRWRMM15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icicdt/icicdt2015.html#MiyaguchiPRWRMM15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICICDT.2015.7165885
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icicdt
>
dc:
title
Modeling FinFET metal gate stack resistance for 14nm node and beyond.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document