A high-throughput parallel hardware architecture for H.264/AVC CAVLC encoding.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icip/ShafiqueTH11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icip/ShafiqueTH11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Adnan_Orcun_T%E2%88%9A%C4%BEfek
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Henkel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Shafique_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICIP.2011.6116532
>
foaf:
homepage
<
https://doi.org/10.1109/ICIP.2011.6116532
>
dc:
identifier
DBLP conf/icip/ShafiqueTH11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICIP.2011.6116532
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
A high-throughput parallel hardware architecture for H.264/AVC CAVLC encoding.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Adnan_Orcun_T%E2%88%9A%C4%BEfek
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%E2%88%82rg_Henkel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Shafique_0001
>
swrc:
pages
393-396
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icip/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icip/ShafiqueTH11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icip/ShafiqueTH11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icip/icip2011.html#ShafiqueTH11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICIP.2011.6116532
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icip
>
dc:
title
A high-throughput parallel hardware architecture for H.264/AVC CAVLC encoding.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document