Hardware-Accelerated ZYNQ-NET Convolutional Neural Networks on Virtex-7 FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icm2/El-MaksoudGHSAE21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icm2/El-MaksoudGHSAE21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_J._Abd_El-Maksoud
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amr_Gamal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aya_Hesham
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eman_El_Mandouh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gamal_Saied
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hassan_Mostafa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mennat-Allah_Ayman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Omnia_Essam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sara_M._Mohamed
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sara_Mohamed
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ziad_Ibrahim
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICM52667.2021.9664956
>
foaf:
homepage
<
https://doi.org/10.1109/ICM52667.2021.9664956
>
dc:
identifier
DBLP conf/icm2/El-MaksoudGHSAE21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICM52667.2021.9664956
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Hardware-Accelerated ZYNQ-NET Convolutional Neural Networks on Virtex-7 FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_J._Abd_El-Maksoud
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amr_Gamal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aya_Hesham
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eman_El_Mandouh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gamal_Saied
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hassan_Mostafa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mennat-Allah_Ayman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Omnia_Essam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sara_M._Mohamed
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sara_Mohamed
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ziad_Ibrahim
>
swrc:
pages
70-73
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icm2/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icm2/El-MaksoudGHSAE21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icm2/El-MaksoudGHSAE21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icm2/icm2021.html#El-MaksoudGHSAE21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICM52667.2021.9664956
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icm2
>
dc:
title
Hardware-Accelerated ZYNQ-NET Convolutional Neural Networks on Virtex-7 FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document