The architecture of the DIVA processing-in-memory chip.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ics/DraperCHSBLGSCKG02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ics/DraperCHSBLGSCKG02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chang_Woo_Kang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chun_Chen_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Craig_S._Steele
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ihn_Kim_Gokhan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jacqueline_Chame
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaewook_Shin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeff_LaCoss
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeffrey_T._Draper
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_J._Granacki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mary_W._Hall
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Barrett
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F514191.514197
>
foaf:
homepage
<
https://doi.org/10.1145/514191.514197
>
dc:
identifier
DBLP conf/ics/DraperCHSBLGSCKG02
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F514191.514197
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
The architecture of the DIVA processing-in-memory chip.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chang_Woo_Kang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chun_Chen_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Craig_S._Steele
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ihn_Kim_Gokhan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jacqueline_Chame
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaewook_Shin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeff_LaCoss
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeffrey_T._Draper
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_J._Granacki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mary_W._Hall
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tim_Barrett
>
swrc:
pages
14-25
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ics/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ics/DraperCHSBLGSCKG02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ics/DraperCHSBLGSCKG02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ics/ics2002.html#DraperCHSBLGSCKG02
>
rdfs:
seeAlso
<
https://doi.org/10.1145/514191.514197
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ics
>
dc:
subject
architecture, memory bandwidth, processing-in-memory
(xsd:string)
dc:
title
The architecture of the DIVA processing-in-memory chip.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document