A two-tier memory architecture for high-performance multiprocessor systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ics/NguyenSD88
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ics/NguyenSD88
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alvin_M._Despain
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tam_M._Nguyen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vason_P._Srini
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F55364.55396
>
foaf:
homepage
<
https://doi.org/10.1145/55364.55396
>
dc:
identifier
DBLP conf/ics/NguyenSD88
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F55364.55396
(xsd:string)
dcterms:
issued
1988
(xsd:gYear)
rdfs:
label
A two-tier memory architecture for high-performance multiprocessor systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alvin_M._Despain
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tam_M._Nguyen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vason_P._Srini
>
swrc:
pages
326-336
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ics/1988
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ics/NguyenSD88/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ics/NguyenSD88
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ics/ics1988.html#NguyenSD88
>
rdfs:
seeAlso
<
https://doi.org/10.1145/55364.55396
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ics
>
dc:
title
A two-tier memory architecture for high-performance multiprocessor systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document