A 16.5 mW 4.0 GHz Bandwidth VGA Based on Capacitance Neutralization Technique in 65 nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icta3/ChenWL23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icta3/ChenWL23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rui_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xingdong_Liang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yaxi_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICTA60488.2023.10364260
>
foaf:
homepage
<
https://doi.org/10.1109/ICTA60488.2023.10364260
>
dc:
identifier
DBLP conf/icta3/ChenWL23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICTA60488.2023.10364260
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
A 16.5 mW 4.0 GHz Bandwidth VGA Based on Capacitance Neutralization Technique in 65 nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rui_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xingdong_Liang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yaxi_Chen
>
swrc:
pages
1-2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icta3/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icta3/ChenWL23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icta3/ChenWL23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icta3/icta2023.html#ChenWL23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICTA60488.2023.10364260
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icta3
>
dc:
title
A 16.5 mW 4.0 GHz Bandwidth VGA Based on Capacitance Neutralization Technique in 65 nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document