A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icta3/LiuW0020
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icta3/LiuW0020
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Zhou_0017
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Liang_Chang_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ye_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yin_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICTA50426.2020.9331957
>
foaf:
homepage
<
https://doi.org/10.1109/ICTA50426.2020.9331957
>
dc:
identifier
DBLP conf/icta3/LiuW0020
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICTA50426.2020.9331957
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Zhou_0017
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Liang_Chang_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ye_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yin_Wang
>
swrc:
pages
61-62
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icta3/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icta3/LiuW0020/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icta3/LiuW0020
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icta3/icta2020.html#LiuW0020
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICTA50426.2020.9331957
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icta3
>
dc:
title
A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document