A High-Speed Parallel FPGA Implementation of Harris Corner Detection.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icta3/ZhouDYQ0WL20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icta3/ZhouDYQ0WL20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hongtao_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jian_Liu_0021
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Liyuan_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nan_Qi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nanjian_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Runjiang_Dou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shuangming_Yu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICTA50426.2020.9332111
>
foaf:
homepage
<
https://doi.org/10.1109/ICTA50426.2020.9332111
>
dc:
identifier
DBLP conf/icta3/ZhouDYQ0WL20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICTA50426.2020.9332111
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
A High-Speed Parallel FPGA Implementation of Harris Corner Detection.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hongtao_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jian_Liu_0021
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Liyuan_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nan_Qi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nanjian_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Runjiang_Dou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shuangming_Yu
>
swrc:
pages
71-72
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icta3/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icta3/ZhouDYQ0WL20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icta3/ZhouDYQ0WL20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icta3/icta2020.html#ZhouDYQ0WL20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICTA50426.2020.9332111
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icta3
>
dc:
title
A High-Speed Parallel FPGA Implementation of Harris Corner Detection.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document