A genetic algorithm-based system for generating test programs for microprocessor IP cores.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ictai/CornoRSV00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ictai/CornoRSV00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fulvio_Corno
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Squillero
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Massimo_Violante
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Matteo_Sonza_Reorda
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTAI.2000.889869
>
foaf:
homepage
<
https://doi.org/10.1109/TAI.2000.889869
>
dc:
identifier
DBLP conf/ictai/CornoRSV00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTAI.2000.889869
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
A genetic algorithm-based system for generating test programs for microprocessor IP cores.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fulvio_Corno
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Squillero
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Massimo_Violante
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Matteo_Sonza_Reorda
>
swrc:
pages
195-198
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ictai/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ictai/CornoRSV00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ictai/CornoRSV00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ictai/ictai2000.html#CornoRSV00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TAI.2000.889869
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ictai
>
dc:
subject
automatic test software; microprocessor chips; industrial property; genetic algorithms; electronic engineering computing; genetic algorithm based system; test program generation; microprocessor IP cores; digital systems design trend; design-and-reuse paradigm; intellectual property cores; encrypted gate-level netlist; testability problems; automatic approach; processor cores; genetic algorithms; test program; fault coverage figures; random approach
(xsd:string)
dc:
title
A genetic algorithm-based system for generating test programs for microprocessor IP cores.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document