VLSI Implementation of Fast Connected Component Labeling Using Finite State Machine Based Cell Network.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/icvgip/RoyB08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/icvgip/RoyB08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Prabir_Kumar_Biswas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pradipta_Roy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVGIP.2008.50
>
foaf:
homepage
<
https://doi.org/10.1109/ICVGIP.2008.50
>
dc:
identifier
DBLP conf/icvgip/RoyB08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVGIP.2008.50
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
VLSI Implementation of Fast Connected Component Labeling Using Finite State Machine Based Cell Network.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Prabir_Kumar_Biswas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pradipta_Roy
>
swrc:
pages
238-243
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/icvgip/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/icvgip/RoyB08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/icvgip/RoyB08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/icvgip/icvgip2008.html#RoyB08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVGIP.2008.50
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/icvgip
>
dc:
title
VLSI Implementation of Fast Connected Component Labeling Using Finite State Machine Based Cell Network.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document