Hardware Accelerated Image Processing on an FPGA-SoC Based Vision System for Closed Loop Monitoring and Additive Manufacturing Process Control. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/icvs/ScharfVLRTVVG19>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Ambra_Vandone>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Bach_Le_Viet>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Dietmar_Scharf>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Ernst_Vogl>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Janine_Rechenberg>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Mattia_Giardini>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Stefan_Tschierschke>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Thi_Bich_Hoa_Le>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1007%2F978-3-030-34995-0%5F1>
foaf:homepage	<https://doi.org/10.1007/978-3-030-34995-0_1>
dc:identifier	DBLP conf/icvs/ScharfVLRTVVG19 (xsd:string)
dc:identifier	DOI doi.org%2F10.1007%2F978-3-030-34995-0%5F1 (xsd:string)
dcterms:issued	2019 (xsd:gYear)
rdfs:label	Hardware Accelerated Image Processing on an FPGA-SoC Based Vision System for Closed Loop Monitoring and Additive Manufacturing Process Control. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Ambra_Vandone>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Bach_Le_Viet>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Dietmar_Scharf>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Ernst_Vogl>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Janine_Rechenberg>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Mattia_Giardini>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Stefan_Tschierschke>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Thi_Bich_Hoa_Le>
swrc:pages	3-12 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/icvs/2019>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/icvs/ScharfVLRTVVG19/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/icvs/ScharfVLRTVVG19>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/icvs/icvs2019.html#ScharfVLRTVVG19>
rdfs:seeAlso	<https://doi.org/10.1007/978-3-030-34995-0_1>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/icvs>
dc:title	Hardware Accelerated Image Processing on an FPGA-SoC Based Vision System for Closed Loop Monitoring and Additive Manufacturing Process Control. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document