ME64 - A Parallel Hardware Architecture for Motion Estimation Implemented in FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ifip10-3/ZandonaiBB04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ifip10-3/ZandonaiBB04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Diogo_Zandonai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marcel_Bergerman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Bampi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F1-4020-8149-9%5F32
>
foaf:
homepage
<
https://doi.org/10.1007/1-4020-8149-9_32
>
dc:
identifier
DBLP conf/ifip10-3/ZandonaiBB04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F1-4020-8149-9%5F32
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
ME64 - A Parallel Hardware Architecture for Motion Estimation Implemented in FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Diogo_Zandonai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marcel_Bergerman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Bampi
>
swrc:
pages
317-326
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ifip10-3/2004dipes
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ifip10-3/ZandonaiBB04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ifip10-3/ZandonaiBB04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ifip10-3/dipes2004.html#ZandonaiBB04
>
rdfs:
seeAlso
<
https://doi.org/10.1007/1-4020-8149-9_32
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ifip10-3
>
dc:
title
ME64 - A Parallel Hardware Architecture for Motion Estimation Implemented in FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document