VLSI Design and Analysis of Multipliers for Low Power.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iih-msp/RaoPR09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iih-msp/RaoPR09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cyril_Prasanna_Raj
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pachara_V._Rao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._Ravi_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIIH-MSP.2009.129
>
foaf:
homepage
<
https://doi.org/10.1109/IIH-MSP.2009.129
>
dc:
identifier
DBLP conf/iih-msp/RaoPR09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIIH-MSP.2009.129
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
VLSI Design and Analysis of Multipliers for Low Power.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cyril_Prasanna_Raj
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pachara_V._Rao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._Ravi_0001
>
swrc:
pages
1354-1357
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iih-msp/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iih-msp/RaoPR09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iih-msp/RaoPR09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iih-msp/iih-msp2009.html#RaoPR09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IIH-MSP.2009.129
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iih-msp
>
dc:
subject
CMOS, Low Power, Area, Delay, Multipliers, ASIC Implementation
(xsd:string)
dc:
title
VLSI Design and Analysis of Multipliers for Low Power.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document