Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ijcnn/LarrasLSA15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ijcnn/LarrasLSA15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Benoit_Larras
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cyril_Lahuec
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabrice_Seguin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Matthieu_Arzel
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIJCNN.2015.7280672
>
foaf:
homepage
<
https://doi.org/10.1109/IJCNN.2015.7280672
>
dc:
identifier
DBLP conf/ijcnn/LarrasLSA15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIJCNN.2015.7280672
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Benoit_Larras
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cyril_Lahuec
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabrice_Seguin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Matthieu_Arzel
>
swrc:
pages
1-7
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ijcnn/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ijcnn/LarrasLSA15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ijcnn/LarrasLSA15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ijcnn/ijcnn2015.html#LarrasLSA15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IJCNN.2015.7280672
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ijcnn
>
dc:
title
Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document