Compact VLSI Neural Network Circuit with High-Capacity Dynamic Synapses.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ijcnn/ParkLBS00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ijcnn/ParkLBS00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alex_Yoondong_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bing_J._Sheu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jim-Shih_Liaw
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Theodore_W._Berger
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIJCNN.2000.860775
>
foaf:
homepage
<
https://doi.org/10.1109/IJCNN.2000.860775
>
dc:
identifier
DBLP conf/ijcnn/ParkLBS00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIJCNN.2000.860775
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
Compact VLSI Neural Network Circuit with High-Capacity Dynamic Synapses.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alex_Yoondong_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bing_J._Sheu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jim-Shih_Liaw
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Theodore_W._Berger
>
swrc:
pages
214-218
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ijcnn/2000-4
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ijcnn/ParkLBS00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ijcnn/ParkLBS00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ijcnn/ijcnn2000-4.html#ParkLBS00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IJCNN.2000.860775
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ijcnn
>
dc:
title
Compact VLSI Neural Network Circuit with High-Capacity Dynamic Synapses.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document