FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/ijcnn/ShyuL06>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Kuo-Kai_Shyu>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Ming-Huan_Li>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FIJCNN.2006.247185>
foaf:homepage	<https://doi.org/10.1109/IJCNN.2006.247185>
dc:identifier	DBLP conf/ijcnn/ShyuL06 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FIJCNN.2006.247185 (xsd:string)
dcterms:issued	2006 (xsd:gYear)
rdfs:label	FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Kuo-Kai_Shyu>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Ming-Huan_Li>
swrc:pages	2785-2792 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/ijcnn/2006>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/ijcnn/ShyuL06/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/ijcnn/ShyuL06>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/ijcnn/ijcnn2006.html#ShyuL06>
rdfs:seeAlso	<https://doi.org/10.1109/IJCNN.2006.247185>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/ijcnn>
dc:title	FPGA Implementation of FastICA based on Floating-Point Arithmetic Design for Real-Time Blind Source Separation. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document