A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/intellec/NomaniM19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/intellec/NomaniM19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mujahid_Mohsin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tuaha_Nomani
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FINTELLECT47034.2019.8955460
>
foaf:
homepage
<
https://doi.org/10.1109/INTELLECT47034.2019.8955460
>
dc:
identifier
DBLP conf/intellec/NomaniM19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FINTELLECT47034.2019.8955460
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mujahid_Mohsin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tuaha_Nomani
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/intellec/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/intellec/NomaniM19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/intellec/NomaniM19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/intellec/intellec2019.html#NomaniM19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/INTELLECT47034.2019.8955460
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/intellec
>
dc:
title
A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document